


## Features

- Enhancement mode
- VitoMOS® II Technology
- Fast Switching and High efficiency
- 100% Avalanche test

$V_{DS}$	40	V
$R_{DS(on),TYP} @ V_{GS}=10\text{ V}$	6.4	$\text{m}\Omega$
$R_{DS(on),TYP} @ V_{GS}=4.5\text{ V}$	10	$\text{m}\Omega$
$I_D(\text{Silicon Limited})$	54	A
$I_D(\text{Package Limited})$	36	A

**PDFN3333**



RoHS



Halogen-Free

Part ID	Package Type	Marking	Packing
VS4620GEMC	PDFN3333	4620GE	5000PCS/Reel

## Maximum ratings, at $T_A = 25^\circ\text{C}$ , unless otherwise specified

Symbol	Parameter	Rating	Unit
$V(BR)DSS$	Drain-Source breakdown voltage	40	V
$V_{GS}$	Gate-Source voltage	$\pm 20$	V
$I_S$	Diode continuous forward current	$T_c = 25^\circ\text{C}$	A
$I_D$	Continuous drain current @ $V_{GS}=10\text{V}$ (Silicon limited)	$T_c = 25^\circ\text{C}$	A
$I_D$	Continuous drain current @ $V_{GS}=10\text{V}$ (Silicon limited)	$T_c = 100^\circ\text{C}$	A
$I_D$	Continuous drain current @ $V_{GS}=10\text{V}$ (Wire bond limited)	$T_c = 25^\circ\text{C}$	A
$I_{DM}$	Pulse drain current tested ①	$T_c = 25^\circ\text{C}$	A
$I_{DSM}$	Continuous drain current @ $V_{GS}=10\text{V}$	$T_A = 25^\circ\text{C}$	A
		$T_A = 70^\circ\text{C}$	A
$E_{AS}$	Avalanche energy, single pulsed ②	20	mJ
$P_D$	Maximum power dissipation	$T_c = 25^\circ\text{C}$	W
		$T_c = 100^\circ\text{C}$	W
$P_{DSM}$	Maximum power dissipation ③	$T_A = 25^\circ\text{C}$	W
		$T_A = 70^\circ\text{C}$	W
$T_{STG,TJ}$	Storage and Junction Temperature Range	-55 to 150	°C

## Thermal Characteristics

Symbol	Parameter	Typical	Max	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	4.2	5	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	35	42	°C/W

### Electrical Characteristics


Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
<b>Static Electrical Characteristics @ <math>T_j=25^\circ\text{C}</math> (unless otherwise stated)</b>						
$V_{(\text{BR})\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	40	45	--	V
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current( $T_j=25^\circ\text{C}$ )	$V_{\text{DS}}=40\text{V}, V_{\text{GS}}=0\text{V}$	--	--	1	$\mu\text{A}$
	Zero Gate Voltage Drain Current( $T_j=125^\circ\text{C}$ )	$V_{\text{DS}}=40\text{V}, V_{\text{GS}}=0\text{V}$	--	--	100	$\mu\text{A}$
$I_{\text{GSS}}$	Gate-Body Leakage Current	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	--	--	$\pm 100$	nA
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1.1	1.65	2.3	V
$R_{\text{DS}(\text{on})}$	Drain-Source On-State Resistance ④	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=20\text{A}$	--	6.4	8.3	$\text{m}\Omega$
		( $T_j=100^\circ\text{C}$ )	--	7.8	--	$\text{m}\Omega$
$R_{\text{DS}(\text{on})}$	Drain-Source On-State Resistance ④	$V_{\text{GS}}=4.5\text{V}, I_{\text{D}}=10\text{A}$	--	10	13	$\text{m}\Omega$
<b>Dynamic Electrical Characteristics @ <math>T_j = 25^\circ\text{C}</math> (unless otherwise stated)</b>						
$C_{\text{iss}}$	Input Capacitance	$V_{\text{DS}}=20\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$	550	735	980	pF
$C_{\text{oss}}$	Output Capacitance		215	285	380	pF
$C_{\text{rss}}$	Reverse Transfer Capacitance		15	25	60	pF
$R_g$	Gate Resistance	$f=1\text{MHz}$	0.2	1.7	5	$\Omega$
$Q_{\text{g}}(10\text{V})$	Total Gate Charge	$V_{\text{DS}}=20\text{V}, I_{\text{D}}=20\text{A}, V_{\text{GS}}=10\text{V}$	--	15	20	nC
$Q_{\text{g}}(4.5\text{V})$	Total Gate Charge		--	7.6	10	nC
$Q_{\text{gs}}$	Gate-Source Charge		--	3	4	nC
$Q_{\text{gd}}$	Gate-Drain Charge		--	3.3	5	nC
<b>Switching Characteristics</b>						
$T_{\text{d}(\text{on})}$	Turn-on Delay Time	$V_{\text{DD}}=20\text{V}, I_{\text{D}}=20\text{A}, R_{\text{G}}=3\Omega, V_{\text{GS}}=10\text{V}$	--	5.6	--	ns
$T_r$	Turn-on Rise Time		--	47	--	ns
$T_{\text{d}(\text{off})}$	Turn-Off Delay Time		--	15	--	ns
$T_f$	Turn-Off Fall Time		--	6.4	--	ns
<b>Source- Drain Diode Characteristics@ <math>T_j = 25^\circ\text{C}</math> (unless otherwise stated)</b>						
$V_{\text{SD}}$	Forward on voltage	$I_{\text{SD}}=20\text{A}, V_{\text{GS}}=0\text{V}$	--	0.9	1.2	V
$T_{\text{rr}}$	Reverse Recovery Time	$I_{\text{SD}}=20\text{A}, V_{\text{GS}}=0\text{V}$ $dI/dt=100\text{A}/\mu\text{s}$	--	6.1	12	ns
$Q_{\text{rr}}$	Reverse Recovery Charge		--	0.6	1.2	nC

NOTE: ① Single pulse; pulse width  $\leq 100\mu\text{s}$ .


- ② Limited by  $T_{\text{Jmax}}$ , starting  $T_j = 25^\circ\text{C}$ ,  $L = 0.1\text{mH}$ ,  $R_g = 25\Omega$ ,  $I_{\text{AS}} = 20\text{A}$ ,  $V_{\text{GS}} = 10\text{V}$ . Part not recommended for use above this value
- ③ The power dissipation  $P_{\text{DSM}}$  is based on  $R_{\text{DSJA}}$  and the maximum allowed junction temperature of  $150^\circ\text{C}$ .
- ④ Pulse width  $\leq 380\mu\text{s}$ ; duty cycles  $\leq 2\%$ .




## Typical Characteristics




**Fig1.** Typical Output Characteristics




**Fig2.**  $V_{GS(TH)}$  Gate -Source Voltage Vs.  $T_j$




**Fig3.** Typical Transfer Characteristics



**Fig4.** Normalized On-Resistance Vs.  $T_j$




**Fig5.** On Resistance Vs Gate -Source Voltage




**Fig6.** On Resistance Vs Drain Current and Gate Voltage


## Typical Characteristics




**Fig7.** Typical Source-Drain Diode Forward Voltage




**Fig8.** Maximum Safe Operating Area




**Fig9.** Typical Capacitance Vs. Drain-Source Voltage



**Fig10.** Typical Gate Charge Vs. Gate-Source Voltage




**Fig11.** Power Dissipation Vs. Case Temperature




**Fig12.** Maximum Drain Current Vs. Case Temperature



## Typical Characteristics




**Fig13 .** Normalized Maximum Transient Thermal Impedance




**Fig14.** Unclamped Inductive Test Circuit and waveforms



**Fig15.** Switching Time Test Circuit and waveforms



### Marking Information



1<sup>st</sup> line: Vanguard Code (Vs)

2<sup>nd</sup> line: Part Number (4620GE)

3<sup>rd</sup> line: Date code (XXXYYWW)


XXX: Wafer Lot Number Code , code changed with Lot Number

Y: Year Code , refer to table below

WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

## PDFN3333 Package Outline Data



Symbol	DIMENSIONS ( unit : mm )		
	Min	Typ	Max
<b>A</b>	0.7	0.75	0.8
<b>b</b>	0.25	0.3	0.35
<b>C</b>	0.1	0.15	0.25
<b>D</b>	3.25	3.35	3.45
<b>D1</b>	3	3.1	3.2
<b>D2</b>	1.78	1.88	1.98
<b>D3</b>	--	0.13	--
<b>E</b>	3.2	3.3	3.4
<b>E1</b>	3	3.15	3.2
<b>E2</b>	2.39	2.49	2.59
<b>e</b>	0.65 BSC		
<b>H</b>	0.3	0.39	0.5
<b>L</b>	0.3	0.4	0.5
<b>L1</b>	--	0.13	--
<b>θ</b>	--	10°	12°
<b>M</b>	*	*	0.15
* Not specified			

### Notes:

- Follow JEDEC MO-240 variation CA.
- Dimensions "D1" and "E1" do NOT include mold flash protrusions or gate burrs.
- Dimensions "D1" and "E1" include interterminal flash or protrusion. Interterminal flash or protrusion shall not exceed 0.25mm per side.

## Customer Service

### Sales and Service:

[sales@vgsemi.com](mailto:sales@vgsemi.com)

**Vanguard Semiconductor CO., LTD**

**TEL:** (86-755) -26902410

**FAX:** (86-755) -26907027

**WEB:** [www.vgsemi.com](http://www.vgsemi.com)